



Electronics and Microelectronics AE4B34EM

8. Lecture


- Unipolar transistor II
- Parameters
- Applications



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU



MOS Device Capacitances



$$C_G = WLC_{ox}$$

$$C_S = WL\sqrt{q\epsilon\epsilon_0N_A}(4\Phi_f)$$

$$C_j = \frac{C_{j0}}{[1 + V_R / \Phi_B]^{1/2}}$$

$$C_{DB} = C_{SB} = Wd_s C_j + 2(W + d_s)C_{jsw}$$



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU



MOS Device Capacitances

Switchoff MOS

$$C_{GD} = C_{GS} = C_{ov}W$$

$$C_{GB} = \frac{WLC_{ox}C_2}{WLC_{ox} + C_2}$$

MOS in triode region when $V_{DS} \ll 2(V_{GS} - V_{T0})$

$$C_{GD} = C_{GS} = WLC_{ox}/2 + WC_{ov}$$

Important constants:

MOS in active region

$$C_{GS} = \frac{2}{3}WL_{eff}C_{ox} + WC_{ov}$$


$q = 1.602e^{-19} C$	$k = 1.38e^{-23} JK^{-1}$
$n_i = 1.1e^{16} carriers/m^3 at T=300^{\circ}K$	$\epsilon_0 = 8.854e^{-12} F/m$
Oxide $\epsilon_r = 3.9$	Silicon $\epsilon_r = 11.8$



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU



C-V Characteristics




Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU



CMOS structure


Complementary MOS



Jiří Jakovenko – Electronics and Microelectronics - Department of




Enhancement and depletion channel NMOS




Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU

Enhancement and depletion channel NMOS




Limiting parameters of JFET

- Breakdown voltage V_{DS}
- Maximal power dissipation P_{Dmax}
- Maximal Gate current I_G



MOSFET Limiting parameters

- Breakdown voltage V_{DS}
- Maximal power dissipation P_{Dmax}
- Maximal Gate voltage V_{GS}
- Maximal Drain current I_D



MOSFET application

Current mirrors and amplifiers

Current mirrors and amplifiers

Current mirror

Assume that the transistor is in saturation

$$I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$V_{GS} = V_T + \sqrt{\frac{2I_D}{\mu_n C_{ox} \frac{W}{L} (1 + \lambda V_{DS})}}$$


$M1=M2 \Rightarrow$

$$I_{D1} = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS1})$$

$$I_{D2} = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS2})$$

Current I_{D1} sets the voltage V_{GS} , which is same for both transistors. Thus I_{D2} must be equal to I_{D1}


Current mirror



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU

CMOS Current mirror

- Applications:
 - Power supply
 - Current Multiplier
 - Active load with a high resistance




Both transistors have the same characteristics
The transistors in active mode



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU

Operational principle



Error: $\approx \lambda_2 V_{DS2} - \lambda_1 V_{DS1}$ $\lambda \propto \frac{1}{L}$

Error: $\approx K_{p2} - K_{p1}$

Error: $\approx V_{T2} - V_{T1}$

Increasing the length of the channel reduces Current Mirror error inaccuracies

Error can be minimized by proper layout



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU

CMOS amplifiers stages



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU


Common source amplifier

- Most common amplifier stage, especially when required high output resistance
- Active load provides high-impedance loads without using high levels of resistance or high voltage supply
- With active load we can get higher gain
- Eg.: 1MΩ load and 100 mA current requirement, we would need 1MΩ x 100mA voltage = 100V



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU


Common source amplifier



Jiří Jakovenko – Electronics and Microelectronics - Department of Microelectronics – CTU

Common source amplifier Small signal model

Transistors Q2 and Q3 must be in active mode




$$v_{gs1} = v_{in}$$

$$A_v = \frac{v_{out}}{v_{in}} = -g_{m1} R_2 = -g_{m1} (r_{ds1} \parallel r_{ds2})$$

Common drain amplifier (Voltage follower)


- The most common use - the voltage buffer (voltage follower)
- Voltage gain is ideally close to one
- Current gain $\gg 1$
- DC input voltage level is not the same as the output
- The gain limiting factor is the body effect

Common drain amplifier




Common drain amplifier Small signal model

Note: current source representing the body effect must be taken into account!!!



Common drain amplifier Small signal model



g_{s1} is usually 5-10% of g_{m1} , g_{s1} and g_{ds2} are 1/10 of g_{s1}
Body effect is the main reason why the voltage gain is less than one

$$v_{out} (g_{ds1} + g_{ds2}) + g_{s1} v_{out} - g_{m1} (v_{in} - v_{out}) = 0$$

$$A_v = \frac{v_{out}}{v_{in}} = \frac{g_{m1}}{g_{m1} + g_{s1} + g_{ds1} + g_{ds2}}$$

Common gate amplifier

- Common gate amplifier exhibits low input resistance
- Example:
 - Data lines Terminator with input impedance of 50Ω
 - The first amplifier stage where it is necessary to amplify current



Common gate amplifier

