




# CMOS Technology

## Step by step

### 11. Lecture




### CMOS cross-section



### CMOS technology - Local oxidation

**Growth of thermal oxide:** A very thin layer of  $\text{SiO}_2$  (~ 200Å) reduces the mechanical stress between the silicon and the future silicon nitride layer.




### Building of insulation trenches

**Silicon Nitride deposition:** A layer of silicon nitride ( $\text{Si}_3\text{N}_4$ ) (~ 2500Å) is applied by CVD (Chemical Vapor Deposition). Main purpose of this layer is to prevent oxidation of isolation trenches outside.




### Building of insulation trenches

**ACTIVE AREA mask** – Photoresist Application:  
0.5 - 1.0 thick layer




### Building of insulation trenches

**Nitride and oxide etching:** Reactive ion etching (RIE)



## Building of insulation trenches


**Etching of trenches in silicon:** RIE - This step defines the active area, where the transistors will be placed



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Building of insulation trenches


**Removal of photoresist:**



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Building of insulation trenches


**The growth of insulating oxide:** using local oxidation or CVD method. Silicon oxide acts as insulation between transistors.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Building of insulation trenches


**Removal of Silicon dioxide:** Silicon dioxide is removed from the surface by Chemical Mechanical Polishing (CMP). CMP stops within nitride layer.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Building of insulation trenches


**Removal of silicon nitride:** Using wet etching method in H3PO4. Isolation trenches are done (Shallow Trench Isolation - STI)



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## N- well formation


**N-Well Mask:** Application of strong photoresist, which prevents implantation of impurities into unwanted places.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## N- well formation


**N- well ion implantation:** Phosphorus atoms are accelerated by high electromagnetic field energy. An N-well for future PMOS transistor is created.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## N- well formation


**Photoresist removal:**



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## P- well formation


**P-Well Mask:** Application of photoresist for the P- well formation



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## P- well formation

**Ion Implantation of P- well:** Boron is accelerated by high electromagnetic field energy. An P-well for future NMOS transistor is created.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## P- well formation

**Photoresist removal**



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## P- and N- well Annealing


**Impurities Annealing:** This high temperature process starts diffusion and removes defects in single crystal which is caused by ion implantation.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Silicon oxide formation removes defects from silicon surface

**Growth of silicon dioxide:** Thermal growth of thin layer (~ 250 Å). Silicon dioxide eliminates defects from the surface prior to gate oxide deposition



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Silicon oxide removal

**Removal of „sacrificed“ oxide:** Silicon dioxide is removed by wet etching. After this operation, the substrate surface is perfectly clean and flat.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Gate oxide forming

**Gate oxide forming:** **This is one of the most critical technological process!** A very thin layer (10-100Å) forms the gate dielectrics for both transistors. Silicon dioxide must be extremely clean, and its thickness can vary + / - 1Å.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Gate forming


**Deposition of Polysilicon:** Polycrystalline silicon is applied by CVD 1500-3000 Å.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Gate Forming


**POLYSI Mask:** Defines the gates of both transistors. **Along with the gate oxide this is the most critical technological step!** Defines the size of the channel length of transistors.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Gate forming


**Etching of Polysilicon and photoresist removal:** The RIE (Reactive Ion Etching) method. This is the complete formation of gates.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Gate forming


**Oxidation of polysilicon:** A thin layer of oxide is used to separate gates and subsequent nitride layer. Important for mechanical adjustment.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Formation of diffusion fields for source and drain


**N-diff Mask:** Masking ion implantation for the N area



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation

**Ion Implantation for NMOS Transistor:** Very shallow (low energy) ion implantation of arsenic ions. This step forms the tip of the LDD (Lightly Doped Drain) structure. LDD Reduces the effect of hot electrons



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**Photoresist removal:**



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**P-diff Mask:** Mask for the P+ field for Source and Drain of PMOS transistor



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation

**Ion Implantation for PMOS Transistor:** Very shallow (low energy) BF<sub>2</sub> implantation. This step forms the tip of the LDD (Lightly Doped Drain) structure. Reduces the effect of hot electrons.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


Photoresist removal



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


Deposition of Silicon Nitride: CVD 1200-1800A. For LDD structure masking



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**Nitride Etching - formation of side walls for LDD masking:** Using RIE nitride is etched vertically on its thickness, so after etching the side walls remain. They acts as a mask for the ion implantation of source and drain regions.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**N-diff Mask:** Masking for ion implantation of N



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**Ion implantation for NMOS Transistor:** Deeper (High energy) ion implantation usually arsenic. A large dose. This step forms the LDD (Lightly Doped Drain) structure, which reduces the effect of hot electrons.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


Photoresist removal:



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**P-diff Mask:** Masking for ion implantation of P area



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation


**Ion implantation for NMOS Transistor:** Deeper (High energy) ion implantation most BF<sub>2</sub>. A large dose. This step forms the LDD (Lightly Doped Drain) structure, which reduces the effect of hot electrons.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Source and Drain fields formation

**Removal of photoresist and diffusing of impurities:** This step completes all electronic component process on a chip. It remains to create interconnecting metallization.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Silicon oxide removal

**Silicon oxide removal:**




Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Forming of Silicide

**Deposition of Titanium:** A thin layer (200-400Å) is applied to the entire surface of the substrate


Silicide form properties of metal-semiconductor interface and especially avoid diffusing of metal atoms into semiconductor active area



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Forming of Silicide

**Forming of Titanium silicide:** Rapid thermal heating (800 C°) in Nitrogen starts the reaction of titanium and silicon. This will provide a Titanium silicide. In other areas, remains the original layer of Titan unchanged. This technological step creates a so-called Self-Aligned Silicide




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## Forming of Silicide

**Removal of Titanium:** Using wet etching  $\text{NH}_4\text{OH} + \text{H}_2\text{O}_2$ .  $\text{TiSi}_2$  silicide remains to form ohmic contact between the silicon and the metallization




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## First metallization layer

**Deposition of BPSG:** Silicon oxide doped with a small amount of boron and phosphorus. Deposition by CVD. The approximate thickness is 1 micrometre. This layer creates electrical insulation between the active components and the first metallization layer.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## First metallization layer

**Polishing BPSG:** Chemical-Mechanical Polishing (CMP) forms flat and smooth surface of the BPSG layer.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## First metallization layer

**Mask of Contacts:** Application of photoresist, lithography mask according to contacts. Etching of the holes in the BPSG layer to allow electrical connection of components. Challenging technological step.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## First metallization layer

**Etching of contacts:** RIE.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## First metallization layer

**Photoresist removal:**




Jiří Jakovenko – Integrated System Structures - A2M34SIS



## First metallization layer


**Deposition of Titanium Nitride:** TiN through a vapour film thickness of 200Å. Layer serves to perfect adhesion to the metallization layer of insulation



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## First metallization layer


**Tungsten Depositor:** By this method, the conformal layer of metal is taken up (by CVD) to fill the holes for the contacts. Thickness must be at least half the diameter of contact.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## First metallization layer


**Polishing of Tungsten layer:** CMP method. This step may have a planar surface. This removes the nitride Titan. The result is a jumper between the active components on the chip and the metallization layer of the future.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## First metallization layer


**Deposition of Metal1:** Metallization is composed of several layers :



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## First metallization layer


**Mask of METAL1:** Photoresist deposition and processing for the of the first layer of metallization



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## First metallization layer

**Etching of Metal1:** RIE method. This is done in several steps, since it is composed of several metallization layers.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



### First metallization layer

**Photoresist removal:** This step completes the first layer metallization.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



### The second to n-th layer metallization Today we have up to 11 layers !!!

**Deposition of IMD1:** Non-subsidized silicon dioxide is deposited by CVD. Perfectly fills the gap between the metallization. Thickness of approximately one micrometer. This layer is used for electrical isolation of the individual layers.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



### The second to n-th layer metallization

**Polishing of IMD1:** Chemical-mechanical polishing ensures perfectly flat and smooth surface.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



### The second to n-th layer metallization

**Mask of VIA1:** Application of and etching of photoresist.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



### The second to n-th layer metallization

**Etching of VIA1:** RIE.




Jiří Jakovenko – Integrated System Structures - A2M34SIS



### The second to n-th layer metallization


**Photoresist removal:**



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## The second to n-th layer metallization


Deposition of Nitride and Titanium layer - Tungsten: The same procedure as for the first metallization



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## The second to n-th layer metallization


CMP:



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## The second to n-th layer metallization


Deposition of Metal2: A similar layers composition as in Metal1. The upper layers are made thicker so that they can carry larger currents.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## The second to n-th layer metallization


**Mask Metal2:** Photoresist coating and developing.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## The second to n-th layer metallization


**Metal2 etching:** RIE method. Must be done in a few steps.



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## The second to n-th layer metallization


**Removal of photoresist:** The second layer is complete



Jiří Jakovenko – Integrated System Structures - A2M34SIS


## Passivation

**Deposition of passivation layers:** There are many types of passivation layers (silicon nitrides, silicon oxynitride, polyimide, etc.). Their purpose is mechanical and chemical protection the the surface of the chip.



Jiří Jakovenko – Integrated System Structures - A2M34SIS


## Passivation



Jiří Jakovenko – Integrated System Structures - A2M34SIS


## CMOS technology

**Could you identify all layers ???**




Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Contact cross-section




Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Chip cross-section



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Layout of CMOS inverter



Jiří Jakovenko – Integrated System Structures - A2M34SIS




## Passive components in IO structures

Resistors  
Capacitors  
Inductors



## Integrated resistor



■ Square resistance


$$R_{\square} = \rho/t \quad (\Omega/\square)$$



$$R \approx 2R_{\text{contact}} + (L/W) R_{\square}$$



## Integrated Resistors - Types and Properties



$$R = 2R_{\text{cont}} + \frac{L}{W} R_{\square}$$

Type of layer	Sheet Resistance W/□	Accuracy %	Temperature Coefficient ppm/°C	Voltage Coefficient ppm/V
n + diff	30 - 50	20 - 40	200 - 1K	50 - 300
p + diff	50 - 150	20 - 40	200 - 1K	50 - 300
n - well	2K - 4K	15 - 30	5K	10K
p - well	3K - 6K	15 - 30	5K	10K
pinched n - well	6K - 10K	25 - 40	10K	20K
pinched p - well	9K - 13K	25 - 40	10K	20K
first poly	20 - 40	25 - 40	500 - 1500	20 - 200
second poly	15 - 40	25 - 40	500 - 1500	20 - 200



## Integrated resistors layout


Topology of the resistor



$$R = \frac{L}{W} R_{\square} = \frac{L}{W} \cdot \frac{\rho}{x_j}$$



## Resistors realized by S and D field




Jsou realizovány pomocí difuzních oblastí

Pozor!  
Jsou napětově závislé



## Poly resistors




## Typical values of PolyRes

	Sheet Resistance ( $\Omega/\square$ )	Width Variation ( $\mu\text{m}$ ) (measured-drawn)	Contact Resistance ( $\Omega$ )
N+Actv	52.2	-0.66	66.8
P+Actv	75.6	-0.73	37.5
Poly	36.3	-0.10	30.6
Poly 2	25.5	0.31	20.7
Mtl 1	0.05	0.56	0.05
Mtl 2	0.03	-0.06	
N-Well	1513		

Jiří Jakovenko – Integrated System Structures - A2M34SIS


## Integrated capacitors



$$C = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} WL$$


Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Poly1 – Poly2 capacitor





Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Layout of IC capacitors



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## Be aware of parasitic capacitors



Jiří Jakovenko – Integrated System Structures - A2M34SIS

## IC capacitors typical properties

Capacitance	N+Actv	P+Actv	Poly	Poly 2	Mtl 1	Mtl 2	UNITS
Area (substrate)	292	290	35		20	13	aF/ $\mu\text{m}^2$
Area (N+active)			1091	684	49	26	aF/ $\mu\text{m}^2$
Area (P+active)			1072	677			aF/ $\mu\text{m}^2$
Area (poly)			900	599	45	23	aF/ $\mu\text{m}^2$
Area (poly2)				45			aF/ $\mu\text{m}^2$
Area (metal1)					42		aF/ $\mu\text{m}^2$
Fringe (substrate)	80	170			36	25	aF/ $\mu\text{m}$
Fringe (poly)					59	39	aF/ $\mu\text{m}$

Jiří Jakovenko – Integrated System Structures - A2M34SIS